

A

A

B



B

C


C

D

D



Title		Revision	
Size	Number		
A4			
Date:	2021-03-24	Sheet	of
File:	F:\A3Z5-2061 R1.1\...\EXIO_B2B.SchDpDrawn By:		





















1

2

3

4




Title		
Size	Number	Revision
A4		
Date:	2021-03-24	Sheet of
File:	F:\A3Z5-2061 R1.1\...\FPGA_Decoupling_SchDocBy:	

1


2

3



4



Title		
Size	Number	Revision
A3		
Date:	2021-03-24	Sheet of
File:	F:\A3Z5-2061 R1.1\FPGA Power.Sch	Drawn By:



U13
IS61WV102416BLL-10MLI



Title			
Size	Number		Revision
A4			
Date:	2021-03-24	Sheet	of
File:	F:\A3Z5-2061 R1.1\..User_Mem.SchDocDrawn By:		